

What is claimed is:

1 1. An apparatus for performing message passing decoding
2 operations, the apparatus comprising:

3 memory including a set of memory locations for
4 storing L sets of Z K-bit messages, where Z is a positive
5 integer greater than one and K and L are non-zero
6 positive integers;

7 a node processor including a plurality of node
8 processing units, each node processing unit for
9 performing at least one of a constraint node processing
10 operation and a variable node processing operation; and
11 a switching device coupled to the memory and to
12 the node processing unit, the switching device for
13 passing sets of Z K-bit messages between said memory and
14 said node processor and for reordering the messages in at
15 least one of said sets of messages in response to switch
16 control information.

1 2. The apparatus of claim 1, further comprising:

2 a message ordering control module coupled to
3 said switching device for generating said switch control
4 information used to control the reordering of messages in
5 said at least one set of messages.

1 3. The apparatus of claim 2, wherein the switching
2 device includes circuitry for performing a message
3 rotation operation to reorder messages included in a set
4 of messages.

1 4. The apparatus of claim 2, wherein the message
2 ordering control module stores information on the order

3 sets of messages are to be read out of the memory and
4 information indicating what reordering of messages is to
5 be performed by said switch on individual sets of
6 messages read out of the memory.

1 5. The apparatus of claim 2, wherein the message
2 ordering control module is further coupled to said memory
3 and sequentially generates set identifiers, each set
4 identifier controlling the memory to access memory
5 locations corresponding to a set of messages as part of a
6 single read or write operation.

1 6. The apparatus of claim 5, wherein each set identifier
2 is a single memory address.

1 7. The apparatus of claim 2, wherein said plurality of
2 node processing units includes Z node processing units
3 arranged in parallel, each one of the Z node processing
4 units operating in parallel to process a different
5 message in each set of Z messages passed between said
6 memory and said node processor.

1 8. The apparatus of claim 7, wherein said memory
2 includes an address input which allows each set of
3 messages to be addressed as a unit thereby enabling a set
4 of messages to be read from said memory in a single SIMD
5 read operation.

1 9. The apparatus of claim 7, wherein said memory
2 includes an address input which allows each set of

3 messages to be addressed as a unit thereby enabling a set
4 of messages to be written into said memory in a single
5 SIMD write operation.

1 10. The apparatus of claim 1, wherein each of said
2 plurality of node processing units includes a control
3 signal input for receiving a control signal to switch
4 node processing unit operation between a constraint node
5 mode of processing operation and a variable node mode of
6 processing operation.

1 11. The apparatus of claim 10, further comprising:
2 a decoder control device coupled to said plurality
3 of node processing units, the decoder control device
4 generating said control signal used to control said
5 plurality of node processing units.

1 12. The apparatus of claim 11, wherein each of the Z
2 processing units performs a variable node low density
3 parity check message processing operation to generate at
4 least one new message from at least one message received
5 from said switching device.

1 13. The apparatus of claim 10,
2 wherein at least one of the plurality of node
3 processing units includes information indicating a number
4 of messages to be used in each of a plurality of
5 sequential variable node processing operations.

1 14. The apparatus of claim 7,
2 wherein the decoder control device is further
3 coupled to said message passing control device; and
4 wherein the message passing control device
5 specifies a different order in which each of the L sets
6 of Z messages are to be read out of the memory during the
7 variable node mode of processing operation than during
8 constraint node mode of processing operation.

1 15. The apparatus of claim 2, further comprising a
2 decoder control module coupled to the message ordering
3 module, the decoder control module including means for
4 supplying information to the message ordering module used
5 to control the order in which each of the L sets of Z
6 messages are to be read out of said memory.

1 16. The apparatus of claim 15, wherein the decoder
2 control device further includes means for supplying an
3 edge index to the message ordering module which controls
4 the generation of the set identifiers supplied to said
5 memory.

1 17. The apparatus of claim 16, further comprising a
2 degree memory coupled to the node processor for storing a
3 set of node degree information.

1 18. The apparatus of claim 17, wherein the control
2 device further generates a node index used to determine
3 which node degree information in the stored set of node

4 degree information is to be supplied to the node
5 processor at any given time.

1 19. The apparatus of claim 1, further comprising:
2 a second node processor coupled to said memory,
3 the second node processor including a second plurality of
4 node processing units, each of the second plurality of
5 node processing units for performing at least one of a
6 constraint node processing operation and a variable node
7 processing operation.

1 20. The apparatus of claim 19, further comprising:
2 additional memory coupling said node processor to
3 said second node processor, the additional memory
4 including an additional set of memory locations for
5 storing L sets of Z K-bit messages.

6

1 21. The apparatus of claim 20, further comprising:
2 a second switching device coupling said node processor to
3 said additional memory, the second switching device for
4 passing sets of Z K-bit messages between said node
5 processor and said additional memory and for reordering
6 the messages in at least one of the sets of messages
7 passed by the second switch.

1 22. The apparatus of claim 21,
2 wherein said node processor is a variable node
3 processor for performing variable node decoder parity
4 check processing operations;

5 wherein said additional node processor is a
6 constraint node processor for performing constraint node
7 parity check decoder processing operations.

1 23. The apparatus of claim 21, further comprising:
2 a parity check verifier, coupled to said
3 additional node processor, for determining from an output
4 of each of the second plurality of processing units
5 included therein, when a parity check decoding operation
6 has been successfully completed.

1 24. An apparatus for performing message passing decoding
2 operations, the apparatus comprising:

3 first memory including a first set of memory
4 locations for storing L sets of Z K-bit messages, where L
5 and Z are positive integers greater than one and K is a
6 non-zero positive integer;

7 a first node processor including a first
8 plurality of node processing units, each node processing
9 unit for receiving at least one K-bit message in each set
10 of Z K-bit messages supplied to the first node processor;
11 and

12 a first switching device coupling the first
13 memory to the first node processor, the first switching
14 device for passing sets of messages between the first
15 node processor and the first memory and for reordering
16 the messages in at least some of the sets of messages
17 being passed by said first switch.

1 25. The apparatus of claim 24, further comprising:
2 a second memory coupled to said first node
3 processor including a second set of memory locations for
4 storing L sets of Z K-bit messages; and
5 a second node processor coupled to said second
6 memory and to said first memory, the second node
7 processor including a second plurality of node processing
8 units.

1 26. The apparatus of claim 25, further comprising:
2 an additional switching device coupling the
3 additional memory to the second node processor, the
4 additional switching device for receiving sets of Z K-bit
5 messages from said additional memory device and for
6 supplying one message in each received set of Z messages
7 to one of said second plurality of node processing units.

1 27. The apparatus of claim 24, wherein the first node
2 processor is a variable node processor, the apparatus
3 further comprising:
4 means, coupled to said plurality of processing
5 units included in said first node processor, for
6 determining from an output of each of said first
7 plurality of node processing units when a decoding
8 operation has been successfully completed.

1 28. A method of performing message passing decoding
2 processing comprising the steps of:

3 storing L sets of k-bit messages in a memory, each
4 set of K-bit messages including first through Z messages,
5 where L and Z are positive integers greater than one and
6 K is a non-zero positive integer;

7 reading one of said sets of K-bit messages from
8 memory;

9 performing a message reordering operation on said
10 read set of K-bit messages to produce a reordered set of
11 Z K-bit messages;

12 supplying, in parallel, the Z messages in the
13 reordered set of messages to a vector processor; and

14 operating the vector processor to perform message
15 passing decoder operations using the Z supplied messages
16 as input.

1 29. The method of claim 26, wherein said message passing
2 decoder operations generate a set of Z decoder messages
3 from the Z messages in the supplied reordered set of
4 messages.

1 30. The method of claim 29, wherein the step of
2 operating the vector processor to generate Z decoder
3 messages, includes the step of:

4 performing, in parallel, Z node processing
5 operations.

1 31. The method of claim 30, wherein each of the Z node
2 processing operations is one of a constraint node
3 processing operation and a variable node processing
4 operation.

1 32. The method of claim 28, further comprising:
2 generating a message set identifier indicating
3 the set of Z messages to be read out of memory.

1 33. The method of claim 32, wherein the step of reading
2 one of said sets of K-bit messages includes:
3 performing a SIMD read operation using said message
4 set identifier to identify the set of messages to be read
5 from memory.

1 34. The method of claim 28, further comprising:
2 performing a second message reordering
3 operation, the second message reordering operation being
4 performed on the generated set of Z decoder messages to
5 produce a reordered set of generated decoder messages.

1 35. The method of claim 34, further comprising:
2 storing the reordered set of generated decoder
3 messages in said memory.

1 36. The method of claim 35, wherein the step of storing
2 the reordered set of generated decoder messages includes
3 performing a SIMD write operation to write said reordered
4 set of generated decoder messages into memory.

1 37. The method of claim 34, wherein the step of
2 performing a second message reordering operation includes
3 performing the inverse of the message reordering

4 operation performed on said set of K-bit messages read
5 from the memory.

1 38. The method of claim 28, further comprising:
2 accessing stored message set permutation
3 information; and
4 wherein the step of performing a message
5 reordering operation includes the step of:
6 performing said reordering as a
7 function of the accessed stored message set
8 permutation information.

1 39. The method of claim 37, wherein said message set
2 permutation information includes cyclic rotation
3 information.

1 40. The method of claim 28,
2 wherein said message passing decoder operations
3 are variable node processing operations, each variable
4 node processing operation including generating a decision
5 value, and
6 wherein the method further comprises:
7 examining decision values generated by operating the
8 vector processor to determine if a decoding condition has
9 been satisfied.

1 41. A method of performing message passing decoding
2 processing, the method comprising the steps of:

3 operating a node vector processor to generate a set
4 of Z K-bit messages, where L and Z are positive integers
5 greater than one and K is a non-zero positive integer;

6 performing a message reordering operation on the
7 generated set of Z K-bit messages to produce a reordered
8 set of Z K-bit messages;

9 performing a single write operation to store the
10 reordered set of Z K-bit messages in a memory device.

1 42. The method of claim 41, wherein the step of
2 performing a single write operation includes performing a
3 SIMD write operation to write the Z messages in the
4 reordered set of messages into memory in parallel.

1 43. The method of claim 41, wherein the step of
2 operating the node vector processor to generate a set of
3 Z K-bit messages, includes the step of:

4 performing, in parallel, Z node processing
5 operations, each node processing operation generating one
6 message in said set of Z K-bit messages.

1 44. The method of claim 43, wherein the Z node
2 processing operations are variable node processing
3 operations.

1 45. The method of claim 43, wherein the Z node
2 processing operations are constraint node processing
3 operations.

1 46. The method of claim 43, wherein performing a message
2 reordering operation on the generated set of Z K-bit
3 messages includes:

4 rotating the messages in the set of Z K-bit messages
5 by performing a switching operation to reorder the
6 messages in the set of messages.

1 47. A method of performing low density parity check
2 decoder operations, the method comprising:

3 performing a SIMD read operation to read a
4 stored set of messages;
5 performing a message reordering operation on
6 the stored set of messages;
7 supplying the reordered set of messages to node
8 processor including a plurality node processing units
9 arranged in parallel; and
10 operating the plurality of node processing
11 units to generate a set of updated messages as a function
12 of the supplied reordered set of messages.

1 48. The method of claim 47, further comprising the step
2 of:

3 writing the updated messages in said set of updated
4 messages into a memory device using a SIMD write
5 operation.

1 49. The method of claim 48, further comprising the step
2 of:

3 performing a message reordering operation on
4 the updated messages in said set of updated messages

5 prior to writing the updated messages into the memory
6 device.